

## **S.MANASA**

Mobile: +91-8123798684

EMAIL ID: [manasa.shankar13@gmail.com](mailto:manasa.shankar13@gmail.com)

### **Permanent Address:**

#### **Manasa S. d/o N.Shankar**

#54,14<sup>th</sup> cross,  
2<sup>nd</sup> stage, Mahalaxmipuram,  
Geleyarabalaga  
Bangalore -86

### **CAREER OBJECTIVE**

Looking for an opportunity to work in creatively challenging environment and utilize my technical abilities and skills towards achieving the goals of the organization.

### **WORK EXPERIENCE**

Have 4 years of experience as lecturer

- B.A.E engineering college from 5.9.2008 to 4.7.2010
- Vijaya Vittala Institute Of Technology from 7.7.2010 to 17.10.2012

### **SUBJECT HANDLED**

1. Logic design
2. Microprocessor
3. Microcontroller
4. Electronic instrumentation
5. Computer communication networks

### **LABS HANDLED**

1. Logic design lab
2. Microprocessor lab
3. Microcontroller lab
4. Analog communication lab

### **EDUCATIONAL BACKGROUND**

- M-Tech in VLSI & Embedded system from Sapthagiri College Of Engineering, Bangalore with 76% till 3<sup>rd</sup> sem submitted report.
- BE in Electronics and Communication from R L Jallappa Institute of Technology (VTU) in year 2008 with 67 %.
- PUC passed in year 2004 from S.Nijalingappa College with 77 %.
- SSLC passed from Indian High School in year 2002 with 89 %.

## **COMPUTER SKILLS**

- OPERATING SYSTEMS: Windows XP, Windows 7, Windows Vista.
- PROGRAMMING LANGUAGES: Assembly Language, VHDL & Basic of C.
- PROCESSORS KNOWN: 8051, 8086.
- TOOLS USED: Kiel Micro vision, Xilinx 2.2, MATLAB, Model sim

## **ACHIEVEMENTS**

- Received academic excellence award for the performance in final year examination of the academic year 2007-08 from R.L.J.I.T College
- Got reward and certificate of appreciation thrice from Vijaya Vittalla Institute Of Technology for good pass percentage in the subjects handled during the tenure as lecturer.
- Topper in 1<sup>st</sup> and 3<sup>rd</sup> sem of M.Tech in Sapthagiri college of engineering.
- My technical paper got selected as best paper at national paper held at H.K.B.K college of engineering, Bangalore.

## **STRENGTHS**

- Excellent Interpersonal and Communication skills
- Ability to work in a team.
- Hardworking.
- Determinate and disciplined.
- Willing to learn and adapt to new skills.

## **BE ACADEMIC PROJECT**

### **Remote display through SMS using GSM technology**

Description: This is a new display system which can be access remotely using the GSM technology

This project is a remote notice board with MODEM connected to it ,so if the user wants to display some messages, user will send the messages in SMS format the modem in the display system will receive the messages and update the display according to the messages. For every message received from the user mobiles, the system will check for the password and if the password is correct the controller will display the message on LED display board.

## **M.TECH FINAL YEAR PROJECT**

### **Design and FPGA implementation of compressive sensing reconstruction using OMP.**

Compressive sensing is the new emerging novel technology which got initiated in the year 2006 and as attracted intensive research activities in the field of computational signal processing.

Compressive sensing allows sampling of signal i.e. image at sub-nyquist rate and hence bypasses the traditional Shannon sampling theorem and can help to recover the sparse signal using computational intensive algorithm. Compressively sampled signal can be recovered using many reconstruction algorithms. These algorithms are complex and software implementation of these reconstruction algorithms is time and power consuming. The proposed hardware architecture uses a low complex reconstruction algorithm known as Orthogonal Matching Pursuit (OMP).OMP algorithm basically have two main parts optimization problem and least square problem the complexity of optimization problem is reduced by using the new thresholding method .The proposed architecture is used to reconstruct the 256-length image by verilog coding simulated using Modelsim ,Synthesized using Xilinx 12.2 and implemented on FPGA Spartan 3 .

## **PERSONAL PROFILE**

Name: Manasa S

D.O.B :13-03-1987

Father Name: Shankar N.

Occupation: FDC

Mother Name: Vedamba B.S.

Occupation: House Wife

Nationality: Indian

Languages Known: English, Kannada, Telugu and Hindi

## **DECLARATION:**

I hereby declare that the information furnished above is true to the best of my knowledge.

Place: Bangalore.

Manasa S.